

(19)



Eur päisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 813 236 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

17.12.1997 Bulletin 1997/51

(51) Int. Cl.⁶: H01L 21/56

(21) Application number: 97201750.3

(22) Date of filing: 10.06.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE

(72) Inventor:

Kaldenberg, Peter Jacobus
6533 GN Nijmegen (NL)

(30) Priority: 11.06.1996 NL 1003315

(74) Representative:

de Bruijn, Leendert C. et al
Nederlandsch Octrooibureau
P.O. Box 29720
2502 LS Den Haag (NL)

(71) Applicant:

European Semiconductor Assembly (Eurasem)
B.V.
6500 AN Nijmegen (NL)

(54) Method for encapsulating an integrated semi-conductor circuit


(57) Method for encapsulating an integrated semi-conductor circuit (die) comprising the following steps:

- mounting the semi-conductor circuit onto the surface of a so-called lead frame,
- attaching connecting wires between the contact surfaces of the semi-conductor circuit and selected parts of the lead frame (bonding operation),
- by means of a mould producing a plastic housing which at least encapsulates the semi-conductor circuit, the supporting surface, the bonding wires and part of the lead frame,
- the mould comprises an inwards extending sec-

tion of which the end surface in the closed situation of the mould extends parallel to the free upper side of the integrated semi-conductor circuit at short distance thereof, and

e) before closing the mould a layer of heat resistant deformable material in the form of a ring or a continuous layer is brought in between the upper side of the integrated semi-conductor circuit and said end surface of the inwards extending part, which layer not or hardly adheres to the plastic housing.

fig - 2



EP 0 813 236 A1

Descripti n

The invention relates to a method for encapsulating an integrated semi-conductor circuit (die) comprising the following steps:

- a) mounting the semi-conductor circuit onto the surface of a so-called lead frame,
- b) attaching connecting wires between the contact surfaces of the semi-conductor circuit and selected parts of the lead frame (bonding operation),
- c) by means of a mould producing a plastic housing which at least encapsulates the semi-conductor circuit, the supporting surface, the bonding wires and part of the lead frame.

Such a method is generally known and is applied on a wide scale for encapsulating integrated semi-conductor circuits. In general the created housings will encapsulate the semi-conductor circuit completely such that only the connecting pins, forming part of the so-called lead frame, are extending outside the housing whereby the semi-conductor circuit as such is therefore screened from outer influences as much as possible.

In contrast therewith the invention is especially directed to a method for obtaining an encapsulation around an integrated semi-conductor circuit which comprises opto-electronic components whereby the housing should have a cavity which gives an open connection between the outside world and the active area on the 'die'. If this cavity should be closed, it should be closed with a window, opaque for radiation. Within the meaning of the invention radiation is both radiation in the visible part of the spectrum as well as radiation infrared or ultraviolet part of the spectrum.

The U.S. patent US-5.200.367 comprises on the one hand a description of so-called ceramic housings and comprises on the other a description of a plastic housing which could be used as a replacement for the ceramic housing. In both cases however the housing is embodied such that the integrated circuit at the side, where the radiation should impinge on the circuit, is open. This open section can be covered by a separate plate of glass or, in case the semi-conductor circuit does not comprise any light sensitive components, be covered by a plate of another material such as a metal plate.

It is known for the expert in this field that the use of ceramic housings will lead to increase of costs of the final electronic component. Ceramic housings are therefore almost exclusively used for components which have to fulfil high requirements.

The steps, which successively have to be carried out according to the method described in US-5.200.367 to obtain the desired end result are in their sequence clearly different from the generally used sequence. As is indicated shortly in the first paragraph, it is known to install first of all the chip or die on a lead frame and to attach the bonding wires between the chip or die and

selected parts of the lead frame. Thereafter this intermediate product is encapsulated using a mould. This last step does not have to be carried out in a direct sequence with the earlier steps and can be performed at another location.

According to US-5.200.367 first of all the lead frame is positioned within the mould and a housing is formed which is open at the upper side. Thereafter, the chip is installed on the related not covered section of the lead frame followed by bonding the connecting wires between the chip and selected sections of the lead frame (which for that purpose are not encapsulated in the housing). Both mentioned processes have to be carried out in a cavity in the already made housing. Because of that the number of possibilities to attach the chip to the lead frame is restricted. Welding at higher temperatures for instance will certainly lead to housing damage. Also the presence of the housing as such may form a hindrance for applying the usual bonding machines for attaching the bonding wires.

The purpose of the invention is now to indicate in which way an integrated semi-conductor circuit can be brought into a plastic housing comprising a cavity using as much as possible method steps in the usual order.

In agreement with said object the method according to the invention is now characterized in that:

d) the mould comprises an inwards extending section of which the end surface in the closed situation of the mould extends parallel to the free upper side of the integrated semi-conductor circuit at short distance thereof, and

e) before closing the mould a layer or ring of heat resistant deformable material is brought in between the upper side of the integrated semi-conductor circuit and said end surface of the inwards extending part, which layer not or hardly adheres to the plastic housing.

The invention will be explained in more detail with reference to the attached drawings.

Figure 1 illustrates a cross-section through a mould with therein the semi-conductor circuit, the lead frame, and the connecting wires between the circuit and the frame.

Figure 2 illustrates a cross-section through the mould after the opening at the upper side is closed by an inwards extending component, fluid material is applied in the form of a layer or ring between said component and the semi-conductor circuit and the plastic, which forms the encapsulation, is injected.

Figure 3 illustrates a cross-section through the housing after removing said housing from the mould.

Figure 4 illustrates a cross-section through the housing after positioning a closing window.

During the manufacturing of integrated semi-conductor circuits in general a large number of these circuits are made simultaneously onto one single large silicon platelet, a so-called wafer. After completing the

actual integration process the wafer is divided into the separated semi-conductor circuits or chips using known techniques, for instance by cutting or etching. (In English literature these chip are also called "die" or "pellet"). Thereafter, each chip is positioned on a metal frame-work comprising contact pins which are mutually connected through connecting parts such, that as a whole they form a so-called lead frame. The central section of such a lead frame comprises a mounting surface onto which the chip can be positioned and attached by means of soldering or another method which is known as such. After fixing the chip in this manner onto the central section of the lead frame the bonding wires are attached between the various contact pins and the connecting surfaces or "pellets" on the chip. The result at the end of this operation is schematically shown in cross-section in figure 1.

In figure 1 the contact pins are indicated by 10a and 10c, whereas the central mounting surface of the lead frame is indicated by 10b. Onto this mounting surface 10b (in the English language called a die pad) the chip 12 is fixed in a known manner, which does not play a role within the scope of the invention. Furthermore, between the connecting pins 10a and 10c on the one hand and the chip 12 on the other hand bonding wires 14a and 14b are attached. All the used techniques therefore are known as such and do not require further explanation.

In the illustrated embodiment the mould comprises two parts, i.e. a bottom part 16 and a cover part 18. In contrast with the usually completely closed moulds an opening 20 is made in the cover part 18 above the semi-conductor circuit 12.

A further intermediate step in the method is illustrated in figure 2. The opening 20 is closed by means of inwards extending part 22 of which the cross-sectional shape corresponds with the shape of the opening 20. In the illustrated embodiment this part comprises of a central column 22a and a ring 22b, fitting about said column. The column 22a extends further inside than the ring 22b for reasons which will be made clear hereinafter.

Preceding the insertion of the part 22 the under side thereof, especially the under surface of column 22a, is applied with a certain amount of heat resistant deformable material 23 in the form of a ring or a continuous layer, said material being of a type which not or hardly adheres to the plastic which hereafter will form the housing. The amount of this material is selected such that after locating the part 22 a section of the semi-conductor circuit surface is covered or enclosed by this material as is illustrated in figure 2. Of course, as an alternative the deformable material can be applied to the surface of the semi-conductor circuit whereafter the part 22 is brought in position. However, the first method is preferred because of the very simple correct positioning of the material.

Preferably the deformable material consists of a gel, especially a silicon gel. This material does not or

hardly adhere to the various types of epoxy which in general are used for making the actual encapsulation.

Thereafter the epoxy or resin is injected in the free space in the mould to create the encapsulation. The resin is indicated by 24 in figure 2.

After at least partly hardening of the now encapsulated semi-conductor circuit, removing it out of the mould and removing the deformable material 23 the intermediate product will be obtained which is shown in cross-section in figure 3. The semi-conductor circuit is partly encapsulated and a part of the upper surface of the semi-conductor circuit is still left free. The opening above this section has a stepwise shape as is clearly visible in figure 3. This shape, resulting from the use of a column 22a and a separate tube 22b is suitable for mounting a window 26 in the way as illustrated in figure 4. This window can be attached for instance by using a suitable adhesive 28.

It will be clear that the presented method can be applied to make more cavities above one semi-conductor circuit. In that case the mould should comprise a corresponding number of openings, each of which has to be closed by an inwards extending element, such as the combination of a column 22a and the tube 22b.

Furthermore, it will be clear that instead of this combination one single component of adapted shape can be applied.

Also it will be clear that the position of the open cavity can be varied based on the location of the active area on the 'die'. In that case the mould should comprise a corresponding opening 20 the position of which has to be closed by an inwards extending element.

Claims

1. Method for encapsulating an integrated semi-conductor circuit (die) comprising the following steps:

- a) mounting the semi-conductor circuit onto the surface of a so-called lead frame,
- b) attaching connecting wires between the contact surfaces of the semi-conductor circuit and selected parts of the lead frame (bonding operation),
- c) by means of a mould producing a plastic housing which at least encapsulates the semi-conductor circuit, the supporting surface, the bonding wires and part of the lead frame, characterized in that
- d) the mould comprises an inwards extending section of which the end surface in the closed situation of the mould extends parallel to the free upper side of the integrated semi-conductor circuit at short distance thereof, and
- e) before closing the mould a layer of heat resistant deformable material in the form of a ring or a continuous layer is brought in between the upper side of the integrated semi-conductor circuit and said end surface of the inwards

extending part, which layer not or hardly adheres to the plastic housing.

2. Method according to claim 1, characterized in that the material is applied to end surface of the inwards extending part such that the end surface is covered or enclosed by said material. 5
3. Method according to claim 1 or 2, characterized in that said material consists of a gel, preferably a silicon gel. 10
4. Mould for applying a method according to one of the preceding claims, comprising two or more detachable components together defining a space 15 corresponding to the desired outer shape of the plastic housing, characterized in that said inwards extending part consists of a separate columnar component which, preceding the use of the mould, is attached in a thereto destined opening in the wall 20 of one of the other components.
5. Mould according to claim 4, characterized in that the inwards extending part of the separate columnar component comprises said end surface as well 25 as a columnar wall perpendicular thereto.
6. Mould according to claim 5, characterized in that there is a stepwise transition between the columnar wall and the end surface such that the columnar wall connects to a ring-shaped surface at a distance of said end surface whereby a further columnar wall having a smaller cross-section than the cross-section of the first mentioned columnar wall is present between said ring-shaped surface and the 35 end surface.
7. Mould according to claim 6, characterized in that the stepwise transition is realized by making the component out of two parts, i.e. a columnar-shaped part determining the end surface and a tube, fitting around said columnar-shaped part and determining the ring-shaped surface. 40

45

50

55

fig-1




fig-2




fig-3





fig-4





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 20 1750

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 4 894 707 A (YAMAWAKI MASAO ET AL) 16 January 1990	1-3	H01L21/56
Y	* page 7 *	4-7	
Y	--- PATENT ABSTRACTS OF JAPAN vol. 005, no. 007 (E-041), 17 January 1981 & JP 55 138845 A (CITIZEN WATCH CO LTD), 30 October 1980, * abstract *	4-7	
X	--- DE 44 24 541 A (GOLD STAR ELECTRONICS) 3 August 1995	1,2	
A	* the whole document *	4	
A	--- PATENT ABSTRACTS OF JAPAN vol. 014, no. 244 (E-0932), 24 May 1990 & JP 02 067750 A (FUJI ELECTRIC CO LTD), 7 March 1990, * abstract *	1,4	
A	--- PATENT ABSTRACTS OF JAPAN vol. 009, no. 270 (E-353), 26 October 1985 & JP 60 113950 A (HITACHI SEISAKUSHO KK), 20 June 1985, * abstract *	1	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H01L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 3 September 1997	Examiner Zeisler, P
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 01/82 (P4/C01)